How To Exam?

a knowledge trading engine...


Jawaharlal Nehru Technological University Kakinada 2008 B.Tech Electronics and Communications Engineering LINEAR IC APPLICATIONS - Question Paper

Saturday, 10 August 2013 07:55Web

Code No: R05310401 Set No. 1
III B.Tech I Semester Supplimentary Examinations, February 2008
LINEAR IC APPLICATIONS
(Electronics & Communication Engineering)
Time: three hours Max Marks: 80
ans any 5 ques.
All ques. carry equal marks
? ? ? ? ?
1. (a) Derive the output voltage of an op - amp based differential amplifier.
(b) List out electrical characteristics of an op - amp. [10+6]
2. (a) List out the AC characteristics of an op-amp and explain about them?
(b) For an op-amp, PSRR=70dB(min), CMRR=105, differential mode gain, Ad=105.
The output voltage modifications by 20v in four microseconds. compute
i. numerical value of PSRR
ii. Common mode gain
iii. Slew rate of the op - amp. [10+6]
3. (a) discuss how an op - amp can be used as summing amplifier? Draw the diagram
of a 4 input summer and find the expression for the output.
(b) The circuit of a inverting summing amplifier is designed with R1 = R’ =1Kohm,
and R2 = 2R1, R3 = 2R2,?Rn = 2Rn-1, the input voltages v1,v2,?vn can be 0
to 10V.
i. For n = 4, what is the smallest output voltage if at lowest 1 input is
nonzero?
ii. For n = 4, what is the maximum output voltage? [8+8]
4. (a) Design a logarithmic amplifier for positive input voltages in the range 5mV to
50V.
(b) With suitable circuit diagram discuss the operation of a triangular wave gen-
erator using a comparator and a integrator. [8+8]
5. (a) describe Bessel, Butterworth and Chebysher filters, and compare their frequency
response.
(b) Sketch the circuit diagram of band elimination filter and design a wide band-
reject having fH=200Hz and fL=1KHz. presume necessary data. [8+8]
6. (a) provide the functional block diagram of NE 565 PLL (DIP) and for the provided
components values. C1 = 390PF, C2 = 680PF and R1 = 10k, Vcc = ±6V obtain
i. The free running frequency
ii. The lock range and capture range
Where C1 is capacitor connected ranging from pin number nine and -Vcc, C2 is the ca-
pacitor connected ranging from +Vcc and ouput pin 7, and R1 is connected ranging from
pin number eight and +Vcc.
1 of 2
Code No: R05310401 Set No. 1
(b) provide the functional block diagram of VCO NE 565 and discuss its working
and necessary expression for free running or center frequency. [8+8]
7. (a) elaborate the basic blocks preceding an Analog to Digital converter in a typical
application like digital audio recording?
(b) Draw the circuit of weighted resistor DAC and derive expression for output
analog voltage Vo.
(c) Compare merits and demerits of A/D converters. [6+6+4]



( 0 Votes )

Add comment


Security code
Refresh

Earning:   Approval pending.
You are here: PAPER Jawaharlal Nehru Technological University Kakinada 2008 B.Tech Electronics and Communications Engineering LINEAR IC APPLICATIONS - Question Paper