How To Exam?

a knowledge trading engine...


SRM University 2007 B.Tech Information Technology BANK : COMPUTER ARCHITECTURE - Question Paper

Wednesday, 30 January 2013 06:30Web
5. Explain Array multiplier (Binary) in detail with necessary diagrams.
6. Explain Division operation of binary signed magnitude numbers with relevant hardware & flowchart. Support with an example.
7. Explain Addition & Subtraction operation of (binary) two floating point numbers with relevant hardware (register configuration) & flowchart.
8. Explain Multiplication operation of (binary) two floating point numbers with relevant hardware (register configuration) & flowchart.
9. Explain Division operation of (binary) two floating point numbers with relevant hardware (register configuration) & flowchart.
10. Explain the relation ranging from binary & BCD sum. discuss BCD adder & Subtractor in detail.
11. Explain Addition & Subtraction operation of (BCD) decimal signed magnitude numbers with relevant hardware (register configuration) & flowchart.
12. Explain Multiplication operation of (BCD) decimal signed magnitude numbers with relevant hardware & flowchart. Support with an example.
13. Explain Division operation of (BCD) decimal signed magnitude numbers with relevant hardware & flowchart. Support with an example.



















UNIT4

2 MARKS

1. Differentiate Auxiliary memory & Main memory.
2. Differentiate cache memory & main memory.
3. Define Locality of reference.
4. Give the block diagram of RAM & ROM.
5. Explain the concept of memory address map.
6. Give a few examples for Auxiliary memory storage.
7. Define associative memory & draw the block diagram of associative memory.
8. Name the various kinds of mapping procedures available for the organization of cache memory.
9. Define Hit ratio & Miss ratio with respect to cache memory.
10. Define virtual memory.
11. Explain the concept behind associative memory translation look aside buffer.
12. Give the format of a typical segment descriptor.
13. discuss the concept of multiprogramming.
14. How many 128*8 RAM chips are needed to give a memory capacity of 2048 bytes?
15. How many lines of address bus must be used to access 2048 bytes of memory? How many of these lines will be common to all chips?


10 MARKS

1. Explain main memory & its interconnection with CPU in detail also describing about RAM, ROM & Memory address space.
2. Explain Auxiliary memory with examples.
3. Explain associative memory in detail with necessary block diagrams.
4. Explain cache memory & its mapping procedures in detail.
5. Explain virtual memory focusing on address mapping using pages & associative memory page table.
6. Explain memory management har dware in detail. Also explain about memory protection concept.















UNIT5
two MARKS
1. Name four peripheral devices.
2. Write short note on ASCII alpha numeric characters.
3. Define the following: I/O command, control command, status command, output data command & input data command.
4. Differentiate Isolated versus Memory mapped I/O.
5. List the three ways of communication of computer buses ranging from memory & I/O.
6. Name the various modes of data transfer.
7. Define vectored interrupt.
8. Explain priority interrupt & polling.
9. What is meant by priority Encoder?
10. Draw the block diagram of Daisy-chain priority interrupt.
11. Explain the concept of house keeping.
12. List the bus signals involved in DMA transfer.
13. Draw the block diagram of DMA controller.
14. Draw the word formats associated with I/O channel operations of IBM 370.
15. Define data communication processor.
16. Differentiate simplex, half-duplex & full-duplex modes of communication.
17. Explain character-oriented protocol & what is the use SYN & DLE character.
18. Give the message format for character-oriented protocol.
19. Give the frame format for Bit-oriented protocol.
20. Give the control field format in bit-oriented protocol.


10 MARKS
1. Explain I/O interface in detail with an example.
2. Explain programmed I/O & interrupt initiated I/O modes of transfer in detail.
3. Explain priority interrupt & various methods of implementing it in depth.
4. Explain DMA controller & Also discuss about DMA transfer in detail.
5. Define I/O processing & with the help of flowchart discuss CPU- IOP communication.
6. Discuss about IBM 370 I/O channel.
7. Explain INTEL 8089 IOP in depth.
8. Define serial communication & discuss about character-oriented protocol & Bit-oriented protocol in detail.












( 0 Votes )

Add comment


Security code
Refresh

Earning:   Approval pending.
You are here: PAPER SRM University 2007 B.Tech Information Technology BANK : COMPUTER ARCHITECTURE - Question Paper