How To Exam?

a knowledge trading engine...


Shivaji University 2006 B.E Computer Science MicroProcessor-1 - Question Paper

Sunday, 19 May 2013 12:05Web

S-502
SECOND YEAR OF COMPUTER SCIENCE AND ENGINEERING (PART-2) EXAMINATION, 2006
SHIVAJI UNIVERSITY, KOLHAPUR
MICROPROCESSOR-1

Day and Date: Tuesday, 23-05-2006 Total Marks: 100
Time: 10.00a.m. To 1.00p.m.

Instructions: 1) Q.1 from section-1 and Q.5 from section-2 are compulsory.

2) Solve any 2 ques. from Q.2, Q.3, and Q.4

3) Solve any 2 ques. from Q.6, Q.7, and Q.8

SECTION-1

Q.1 Solve the subsequent (any five) [Marks 20=4*5]

1) discuss the functions of ALE and IO/M I signals in 8085 microprocessors.

2) Show the register contents as every of the subsequent instructions is being executed

MVI C, FFH
LXI H, X X 70 H
LXI D, X X70 H
MOV M, C
LDAX D
HLT


3) Specify the contents of the accumulator and status of flags when subsequent instructions are executed.

MVI A, B7H
ORA A
RLC

4) Draw and discuss timing diagram of memory learn operation.

5) discuss subsequent signals of 8085.

1) HOLD

2) HLDA

6) discuss the direct addressing modes and indirect addressing modes of 8085 with example.



Q.2 a) presume that the accumulator contents data bytes 88 hand instruction MOV C, A 4FH is fetched. List the steps decoding and executing the instruction.[Marks 8]

b) discuss the control and status signals of 8085.[Marks 5]



Q.3 a) discuss single stepping with diagram.[Marks 8]

b) discuss with timing diagram instruction of IN 82 H.[Marks 7]


Q.4 a) Interface 2 thumb wheel switches to the microprocessor on the part of address 82H.Write a program to learn their BCD.[Marks 8]

b)With the help of 8085 assembly language write a program add 32 bit numbers stored in memory location.[Marks 8]



SECTION-2


Q.5 a) State whether true/false. (any five) [Marks 10=2*5]

1) The order of instructions used to initialize 8279 is important.

2) RST 7.5 IS LATCHED IN 8085.

3) After HOLD is activated, the bus control is relinquished by 8085 after the instruction is executed.

4) INTA pulses are needed because INTR is having the least priority.

5) With encoded scan keyboard mode, the total number of keys are connected to 8279 is 128.

6) Asynchronous mode of 8251 is used for very high rate of data transfer.


b) explain how INTR is serviced in 8085.[Marks 10]

OR

b) Draw and discuss the internal block diagram for 8251.



Q.6 a) Draw an interfacing circuit diagram to connect a 4-digit multiplexed 8085 through 8255 with port numbers from 60 H to 63 H. Write the steps to initialize 8255 by explaining control word format used..[Marks 10]

b) Only draw: interfacing DAC 0808 with 8085 [Marks 5]



Q.7 a) discuss mode one output operation of 8255 with timing diagram.[Marks 10]

b) Compare synchronous and asynchronous mode of data transfer.[Marks 5]


Q.8 a) Draw and discuss the internal block diagram for 8253.[Marks 8]

b) Draw control bit format of 8255 for BSR mode. Illustrate an example, where it can be used.[Marks 5]










( 0 Votes )

Add comment


Security code
Refresh

Earning:   Approval pending.
You are here: PAPER Shivaji University 2006 B.E Computer Science MicroProcessor-1 - Question Paper