How To Exam?

a knowledge trading engine...


Anna University Chennai 2005 B.E Electrical and Electronics Engineering FIFTH SEMESTER EE334 - INTEGRATED CIRCUITS - Question Paper

Tuesday, 26 February 2013 07:45Web



B.E. ELECTRICAL AND ELECTRONICS ENGINEERING

Time : three Hrs Max. Marks: 100
ans all the ques.
Part A (10 x two = 20 Marks)
1. Categorise IC’s on the basis of their packaging techniques.
2. discuss cathode sputtering and Aluminium spiking effects in IC’s
3. elaborate advantages of active filters over passive filters.
4. Design analog circuits that can generate square and square root of provided analog
signal of 1V and 100Hz.
5. Derive the Wein Bridge oscillator function f = 1/2?rc and Rf = 2R1
6. Design a dual power supply of ± 12V with using IC’s 78XX and 79XX.
7. Prove that he power consumption of CMOS inverter is lower compared to NMOS
inverters?
8. Justify that integrated circuit PLL is advantages when compared to the discrete
PLL.
9. elaborate the kinds and causes of noise in IC’s.
10. For a 2 Op-Amp differential amplifier, if the bias resistors R1= R2 =680O for Op-
Amps, and Rf1=Rf2=6.8O. Vx= -1.5Vpp; Vy= -2Vpp sine waves of 1kHz. compute
the voltage gain the output voltage.
PART – B (5 x 16 = 80 Marks)
11. explain briefly with neat figures and derivation the design of function generation
circuits using opamps.
12.a) Design as Op-Amp differentiater to differentiate an input signal that varies in
frequency from 20Hz to 800 Hz.
OR
12.b) Using a 555 Timer IC design an Astable multivibrator. explain how a pulse
position modulator can be realised with an Astable multivibrator.
13.a) What is capture range, lock range and pull in time in PLL circuits?
discuss the function of PLL ICs for frequency multiplication.
OR
13.b) provide the sequence of steps involved in realising a monolithic IC from silicon wafer.
Also brief the techniques needed to realise diodes, capacitors, resistors and pin
leads during IC fabrications.
14.a) Design an interactive network, which has an output of one from the last cell only if the
input sequence contains exactly one group of one or more consecutive ones.
The input sequence and output should be as shown
00110111? 1; 00011100? 1; 00001111?1;
00110001? 0; 00110110? 0; 00110001?1;
OR
14.b) discuss with neat figures the realisation of a 4:1 multiplexer IC using NMOS &
PMOS circuits. discuss the importance of realising the functional blocks, circuits
and stick representation during a VLSI IC design.
15.a) Write short notes on any 2 of following:
(i) Semiconductor memory ICs
(ii) Application of IC173 regulator as a current limiter and as a current booster
(iii) Ramp kind ADC
OR
15.b) With neat figures discuss how CMOS IC is synthesised using N – welt and P – well
MOS fabrication.
-----


( 0 Votes )

Add comment


Security code
Refresh

Earning:   Approval pending.
You are here: PAPER Anna University Chennai 2005 B.E Electrical and Electronics Engineering FIFTH SEMESTER EE334 - INTEGRATED CIRCUITS - Question Paper