How To Exam?

a knowledge trading engine...


Anna University Chennai 2009-5th Sem B.E Electrical and Electronics Engineering ANNA UNIVERSITY - IESTER S -university exam paper

Tuesday, 26 February 2013 02:45Web

ANNA UNIVERSITY- COMBATORE
B.E./ B.TECH. DEGREE exam - JUNE 2009.
ELECTRICAL & ELECTONICS ENGG. - 4th SEMESTER
DIGITAL ELECTRONICS
PART-A
ans all ques.. (20*2=40)
1. State De-Morgans theorem.
2. Briefly discuss the streamlined method of converting binary to decimal number with example.
3. Give the Gray code for the binary number (111)2.
4. Subtract the following:0101 1011-0000 0101.
5. Draw a one to 16 demultiplexer circuit.
6. What is priority encoder.
7. Show the common-cathode kind of 7 segment indicator.
8. Design a half adder using NAND gates only.
9. Draw the truth table for a NOR gate RS flip flop.
10. Obtain D flip flop from JK flip flop.
11. Differentiate synchronous counter and Asynchronous counter.
12. Draw a modulo six counter.hat is saturation delay time? discuss.
13. Compare bipolar family transistors with MOS family transistors.
14. what is race condition? How can it be eliminated?
15. What is essential hazard? provide an example.
16. Compare volatile data storage with non volatile data storage.
17. How is combinational logic generated in FPGA.
18. What is a DRAM? How is it refreshed?
19. Draw a macrocell of PLD.
PART-B
ans any five. (5*12=60)
1. Simplify the subsequent Boolean expression using 3 variable maps:
a) XY+X'Y'Z'+X'YZ'
b) X'Y'+YZ+X'YZ'
c) X'Y+YZ+Y'Z

2. Design a 3-bit parity generator circuit and the circuit of a 4-bit parity checker using even and odd parity bit.
3. explain in detail about state reduction issue and state assignment issue.
4. discuss the operation of clocked masterslave JK flipflop and D flipflop with neat digrams.
5. explain in brief about the design procedure of an asychronous circuits starting from the statement of the issue and culminates in a logic diagram.
6. discuss with a suitable example the procedure for analyzing a synchronous sequential circuit with SR latches.
7. Write short notes on :
a) PAL
b) FPGA
8. explain in detail about the kinds of learn only memories.



( 0 Votes )

Add comment


Security code
Refresh

Earning:   Approval pending.
You are here: PAPER Anna University Chennai 2009-5th Sem B.E Electrical and Electronics Engineering ANNA UNIVERSITY - IESTER S -university exam paper