How To Exam?

a knowledge trading engine...


Jawaharlal Nehru Technological University Hyderabad 2007 M.Tech VLSI system design hard ware soft ware co design - Question Paper

Sunday, 30 June 2013 05:30Web

Code No: 54222/MT
NR
M.Tech II-Semester Examinations, August/September-2007.

HARDWARE AND SOFTWARE CO-DESIGN
(VLSI System Design)

Time : three hours Max. Marks : 60
ans any 5 ques.
All ques. carry equal marks
- - -

1.a) Differentiate ranging from Risc architecture and Cisc architecture.
b) explain in detail generic co-design methodology in detail.

2.a) With a neat diagram define the necessary steps involved in
synthesis and validation for the design of Integrated Circuits.
b) Write a note on component specialization techniques.

3.a) discuss the architecture for control dominated systems.
b) explain about the system communication infra structure.

4.a) elaborate the needs of Embedded Software Development?
b) discuss in detail the compiler techniques for specialized
architectures.

5.a) Write notes on synchronous and asynchronous calculations.
b) explain about interfacing components.

6.a) Brief note on system level specification language.
b) Write short notes on co-simulation models.

7.a) With a real world example discuss about cosyma system
optimization.
b) Write about partitioning session in Lycos.

8. Write short notes on:
a) Programming constructs
b) Shared states vs messages
c) Homogeneous specification
d) Compiler validation.



( 0 Votes )

Add comment


Security code
Refresh

Earning:   Approval pending.
You are here: PAPER Jawaharlal Nehru Technological University Hyderabad 2007 M.Tech VLSI system design hard ware soft ware co design - Question Paper