How To Exam?

a knowledge trading engine...


Cochin University of Science and Techology (CUST) 2011-6th Sem B.Tech Electrical and Electronics Engineering BTech ,il -EE 602 Digital Signal Processing ( 2006 scheme) - Question Paper

Sunday, 26 May 2013 07:05Web



BTS (C) - VI - 11 - 012 - J

B.Tech Degree VI Semester Examination April2011

CS/EE 602 DIGITAL SIGNAL PROCESSING

(2006 Schemej

Time : 3 Hours    Maximum Marks : 100

PART-A

(Answer ALL questions)

(8x5= 40)

(a)    Check the linearity, causality and time invariance of the system (n) = nx(n).

(b)    What is a system function? Explain its significance.

(c)    State and prove the convolution property of DFT.

(d)    Distinguish between DFT and DTFT.

(e)    Explain the concept of windowing in FIR filter.

(f)    Compare the performance of FIR and IIR filters.

(g)    Explain any one of the application of DSP.

(h)    Explain the quantization error in analog to digital conversion.

PART-B

(4x15 = 60)

II.    Find the Z - Transform of the following :

(i)    x() = an i

(ii)    x(ri) = an u(ri)

(iii)    x(rt) = cos(9n)u(n)    (15)

OR

III-    Find the inverse Z - Transform of

(i)    x(z) = l + 3z-'/l+3z~'+2z'2 ROC /z/>2

(ii)    x(z) = (l/4)* z_1 /(l-l/2*z-1)(l-l/4*z-1) ROC/zl>\l2

(iii)    x(z) = l/z2-1.2z + 0.2 ROC/z/> 1    (15)

IV.    Find the output response of the LTI system with impulse response

h () = (l 11), excited by an input X = {10101} using FFT algorithm.

(15)


OR

Find the 8 point DFT of the sequence X () (l, 2,3,4,4,3,2,1} and plot the magnitude and frequency response.    (5)

(b) State and prove any two property of DTFT.    (10)

VI.    Obtain the Direct form II, Cascade and parallel form realization for the system

y(n) = -0.1 y(n -1) + 0.2 y(n - 2)+3x(n)+3.6x(n -1) + 0.6x(n - 2) (15)

OR

VII.    Obtain the cascade form realization and parallel form realization of the following

H(z) = (l + 0.5z-1)(l + 0.25z-1)/(l -0.5z-1)(l - 0.25z_1) (l - 0.125Z'1) (15)

VIII.    With block diagram explain the architecture of TMS320C54x fixed point (15) processor.

OR

IX.    With block diagram explain the architecture of TMS320C4x floating point processor.    (15)







Attachment:

( 0 Votes )

Add comment


Security code
Refresh

Earning:   Approval pending.
You are here: PAPER Cochin University of Science and Techology (CUST) 2011-6th Sem B.Tech Electrical and Electronics Engineering BTech ,il -EE 602 Digital Signal Processing ( 2006 scheme) - Question Paper