Nan	ne : .	***************************************
Roll	No.	
Invi	gilate	or's Signature :
		CS/B.Tech/SEM-2/EC-201/2010 2010
		BASIC ELECTRONICS ENGINEERING
Time	e Allo	otted: 3 Hours Full Marks: 70
		The figures in the margin indicate full marks.
Ca	ndid	ates are required to give their answers in their own words
		as far as practicable.
† †		GROUP - A
		(Multiple Choice Type Questions)
1.	Cho	pose the correct alternatives for any icn of the following: $10 \times 1 = 10$
	i)	If the temperature of an n-type semi-conductor is
		increased then it becomes
		a) more n-type b) p-type
		c) intrinsic d) none of these.
.	ii)	Compared to avalanche diode, Zener diode has
		a) less doping concentration
		b) less oar ier field intensity
i.		c) higher barrier field intensity
		d) higher depletion width

2001

[Turn over

iii)	Forbidden energy gap of silicon at 0 K is						
	a)	0·78 eV	b)	1.2 eV			
	c)	1.5 eV	d)	0·3 eV.			
iv)	The	major part of current	flowi	ng in an intrinsic semi-			
	conductor is due to the drift of						
	a) conduction band electrons						
	b)	conduction band hole	S				
	c)	valence band electron	s	M			
	d)	valence band holes.		(P)			
v)	The capacitance of a varactor dede can be changed by						
	var	ying its					
	a)/	doping level	b)	temperature			
	c).	forward bias	d)	reverse bias.			
vi)	If a resistor has the colour code yellow-violet-gold, the						
	val	ue of the resistor is					
	a)	47 Q	b)	0·47 Ω			
	c)	470 €	d)	4·7 Ω.			
vii)	SC	R way be turned off by					
	interrupting its anode current						
	b)	reversing polarity of a	node	-cathode voltage			
	c)	both (a) & (b)					
	d).	none of these.		\$ 5 ROUSE VEW 8 1 2 34 56 7 29			
2001		2	*	47 = 2011			

viii)	Voltage	series	negative	feedback	~
-------	---------	--------	----------	----------	---

- a) increases input & output impedances
- b) increases input impedance & decreases output impedance
- c) decreases input & output impedances
- d) increases output impedance & decreases input impedance.
- ix) In reverse biased condition junction capacitance of step graded PN-junction diode varies propositionally
 - a) $V^{-1/2}$

b) V-1/3

c) $V^{-1/4}$

- d) none of these.
- x) Without a DC source a clipper seas like a
 - a) rectifier

t clamper

c) chopper

- d) demodulator.
- xi) Integrated circuit acts as a/an
 - a) LPF

b) HPF

c) BPF

- d) none of these.
- xii) Output impedence of an ideal op-amp is
 - a) 0

- b) 75 ohm
- c) 100 k ohm
- d) none of these.
- xiii) The value of CMRR for an ideal op-amp is
 - a) 0

b) 1

c) infinite

d) none of these.

2001

3

| Turn over

- xiv) The maximum efficiency of a full-wave rectifier can be
 - a) 37.2%

b) 40.6%

c) 53.9%

- d) 81.2%.
- xv) If the line frequency is 60 Hz, the output frequency of a bridge rectifier is
 - a) 30 Hz

b) 60 Hz

c) 120 Hz

d) 240 it.

GROUP - B (Short Answer Type Quezeions)

Answer any three of the following.

 $3 \times 5 = 15$

- 2. Explain how Zener diode can be used as a reference voltage source.
- 3. Compare between an FNT and a BJT.
- 4. Explain the working of an integrator circuit using ideal op-amp.
- 5. For what turpose is a triggering circuit provided in a CRO?

 Explain how a CRO is used to measure the frequency of an alternating current flowing in a circuit.
- 6. An amplifier has a voltage gain of 200. The gain is reduced to 50 when negative feedback is applied. Determine feedback factor β and express the amount of feedback in dB.

2001

GROUP - C

Long Answer	Type	Questions)
-------------	------	------------------	---

Answer any three	of the	following.	$3 \times 15 = 45$

7.	a)	What are the advantages of negative feedback?	3
	b)	Explain with proper diagram the contiguration	of
		current series and current shunt feedback circuit.	. 8
	c)	Distinguish among Class A. Class B and Push-pu	ıll
		amplifiers.	4
8.	a)	Write the working principle of JFET with diagram.	6
	b)	Define Transconductance, AC drain resistance	e,
		Amplification factor of JFET.	3
	c)	Draw the common source JFET amplifier circuit an	d
	1	find out the expression for voltage gain, inpu	ıt
		impedance.	4
	d)	Write three differences between JFET and MOSFET.	2
3.	a).	Explain the Ebers-Moll Model.	5
	b)	What are the factors that affect the bias stability of	a
		transistor?	3
		그 보는 이 그는 그리고 있다. 그리고 있는 것은 그리고 있는 것이 되었다. 그리고 있는 것이 없는 것이 없습니 없는 것이 없습니 없는 것이 없습니 없는 것이 없습니 없습니 없는 것이 없습니	


2001

5

[Turn over

c) What is early effect?

- 2
- d) Draw the circuit diagram for self bias configuration considering an n-p-n transistor in the CE configuration. Derive the expressions for its stability factors. 3+2
- 10. a) The metal lead of the p-side of a p-n discle is soldered to the metal lead of the p-side of another p-n diode. Will the structure form an n-p-n transistor? Why?
 - b) Draw the common emitter execuit of a transistor. Sketch its output characteristics. Indicate the active. cut-off and saturation regions.
 - c) For a silicon Bott as shown in the following figure, find R_B to establish $V_{CE} = 2 \text{ V}$. Assume $V_{BE} = 0.7 \text{ V}$.



2001

- 11. Write short notes on any three of the following: $3 \times 5 = 15$
 - a) Early effect
 - b) Clipper circuit
 - c) UJT
 - d) Enhancement and depletion type CMOS
 - e) Hybrid parameters for a transistor.

2001