

Name :

Roll No. :

Invigilator's Signature :

**CS/B.Tech/SEM-2/EC-201/2010
2010**

BASIC ELECTRONICS ENGINEERING

Time Allotted : 3 Hours

Full Marks : 70

The figures in the margin indicate full marks.

*Candidates are required to give their answers in their own words
as far as practicable.*

**GROUP - A
(Multiple Choice Type Questions)**

1. Choose the correct alternatives for any ten of the following :
10 × 1 = 10

- i) If the temperature of an *n*-type semi-conductor is increased then it becomes
- a) more *n*-type b) *p*-type
c) intrinsic d) none of these.
- ii) Compared to avalanche diode, Zener diode has
- a) less doping concentration
b) less barrier field intensity
c) higher barrier field intensity
d) higher depletion width.

- viii) Voltage series negative feedback
- a) increases input & output impedances
 - b) ✓ increases input impedance & decreases output impedance
 - c) decreases input & output impedances
 - d) increases output impedance & decreases input impedance.
- ix) In reverse biased condition junction capacitance of step graded PN-junction diode varies proportionally
- a) $V^{-1/2}$
 - b) $V^{-1/3}$
 - c) $V^{-1/4}$
 - d) none of these.
- x) Without a DC source a clipper acts like a
- a) rectifier
 - b) clamper
 - c) chopper
 - d) demodulator.
- xi) Integrated circuit acts as a/an
- a) LPF
 - b) HPF
 - c) BPF
 - d) none of these.
- xii) Output impedance of an ideal op-amp is
- a) 0
 - b) 75 ohm
 - c) 100 k ohm
 - d) none of these.
- xiii) The value of CMRR for an ideal op-amp is
- a) 0
 - b) 1
 - c) infinite
 - d) none of these.

GROUP – C

(Long Answer Type Questions)

Answer any *three* of the following. $3 \times 15 = 45$

7. a) What are the advantages of negative feedback ? 3
- b) Explain with proper diagram the configuration of current series and current shunt feedback circuit. 8
- c) Distinguish among Class A, Class B and Push-pull amplifiers. 4
8. a) Write the working principle of JFET with diagram. 6
- b) Define Transconductance, AC drain resistance, Amplification factor of JFET. 3
- c) Draw the common source JFET amplifier circuit and find out the expression for voltage gain, input impedance and output impedance. 4
- d) Write three differences between JFET and MOSFET. 2
9. a) Explain the Ebers-Moll Model. 5
- b) What are the factors that affect the bias stability of a transistor ? 3

CS/B.Tech/SEM-2/EC-201/2010


c) What is early effect ? 2

d) Draw the circuit diagram for self bias configuration considering an $n-p-n$ transistor in the CE configuration. Derive the expressions for its stability factors. 3 + 2

10. a) The metal lead of the p -side of a $p-n$ diode is soldered to the metal lead of the p -side of another $p-n$ diode. Will the structure form an $n-p-n$ transistor ? Why ? 3

b) Draw the common emitter circuit of a transistor. Sketch its output characteristics. Indicate the active, cut-off and saturation regions. 7

c) For a silicon BJT as shown in the following figure, find R_B to establish $V_{CE} = 2\text{ V}$. Assume $V_{BE} = 0.7\text{ V}$. 5



11. Write short notes on any *three* of the following : $3 \times 5 = 15$

- a) Early effect
- b) Clipper circuit
- c) UJT
- d) Enhancement and depletion type CMOS
- e) Hybrid parameters for a transistor.

=====