COMPUTER ARCHITECTURE AND SYSTEM SOFTWARE (SEMESTER - 2)

CS/BCA/SEM-2/BCA-201/08																						
1.	Signati	ure q	of Int	vigila	ıtor														4	7	2	7
2.	Signature o	of the	Office	er-in-C	Charge	F	Reg.	No.														
					ll No. (ndida		•															
CS/BCA/SEM-2/BCA-201/08																						
ENGINEERING & MANAGEMENT EXAMINATIONS, JUNE – 2008 COMPUTER ARCHITECTURE AND SYSTEM SOFTWARE (SEMESTER - 2)																						
Tin	ne: 3 Ho	urs]															[F	ull	Ma	rks	: 70
1. 2. 3. 4. 5. 6.	 in the box provided against each question. b) For Groups - B & C you have to answer the questions in the space provided marked 'Answer Sheet'. Questions of Group - B are Short answer type. Questions of Group - C are Long answer type. Write on both sides of the paper. 3. Fill in your Roll No. in the box provided as in your Admit Card before answering the questions. 4. Read the instructions given inside carefully before answering. 5. You should not forget to write the corresponding question numbers while answering. 																					
7.	Disciplinary Action under the relevant rules. 7. Use of Mobile Phone, Calculator or Log table is totally prohibited in the examination hall.																					
8.	8. You should return the booklet to the invigilator at the end of the examination and should not take any page of this booklet with you outside the examination hall, which will lead to disqualification.																					
9.	Rough				-								-					ough. rovide	A			
		INO	aud	1110										-			= p :	iovide	u			
					FC	RO	F F 1 (I SE arks			4 T	101	N U	IN L Y							
					Gro	1p – A	<u>ا</u>				roup) —	B	Gr	oup	– C			1			
	uestion Iumber																	Total Marks			mine natu	

Head-Examiner/Co-Ordinator/Scrutineer

II-222444 (1)

Marks Obtained

CS/BCA/SEM-2/BCA-201/08









CS/BCA/SEM-2/BCA-201/08



3

ENGINEERING & MANAGEMENT EXAMINATIONS, JUNE – 2008 COMPUTER ARCHITECTURE AND SYSTEM SOFTWARE SEMESTER – 2

Time : 3 Hours]

[Full Marks : 70

GROUP – A

(Multiple Choice Type Questions)

1.	Cho	ose tł	ne correct alternatives for the fol	lowing		$10 \times 1 = 10$			
	i)	The	instruction LOAD A is a						
		a)	zero-address instruction	b)	one-address instruction				
		c)	two-address instruction	d)	three-address instruction.				
	ii)	The purpose of cache memory in a computer is to							
		a)	ensure fast booting	b)	reduce load on CPU regis	sters			
		c)	replace static memory	d)	speed up memory access				
	iii)	Obj	ect code is						
		a)	input to assembler	b)	output of assembler				
		C)	intermediate code	d)	none of these.				
	iv)	Whi	ich of the following is not an adv	antage	e of Dynamic RAMs ?				
		a)	High density						
		b)	Low cost						
		c)	High speed						
		d)	No need of memory refresh.						

II-222444 (1)

- b) zero address instruction only
- c) zero address instruction, PUSH and POP
- d) none of these.

II-222444 (1)

http://www.howtoexam.com

CS/BCA/SEM-2/BCA-201/08



(Short Answer Type Questions)

Answer any three of the following.

 $3 \times 5 = 15$

- 2. Convert the hexadecimal number FCO6 into decimal, binary and octal.
- 3. In floating-point number representation system, if 24 bits are reserved for mantissa and 8 bits are reserved for signed exponent, determine the values of maximum & minimum positive & negative numbers in this scheme.
- 4. Why are sub-routines written & used ? What is a stack ? What are the operations that can be performed on stack ? What is a 'macro' ? What is the basic difference between a 'macro' and a 'sub-routine' ?
- 5. Write down the Register Transfer Language for execution of

LDAX B

STAX D

 Comment on Direct Mapping Function of 2048 word Cache Memory onto 65,536 word Main memory.

GROUP – C

(Long Answer Type Questions)

	Answer any three of the following questions.	$3 \times 15 = 45$
a)	What is virtual memory ? What could be the maximum size of virtu	al memory ?
	Justify.	3
b)	Briefly describe an instruction execution cycle with proper timing dia	gram. 3
c)	Explain the Booth's algorithm. Illustrate with example.	3
d)	Briefly discuss different types of ROM.	3
e)	Differentiate between static RAM and dynamic RAM.	3
a)	What are the differences between RISC and CISC processors ?	4
b)	Explain the concepts of sequential processing, pipelining and paralle	el processing
	with examples.	6

II-222444 (1)

7.

8.



		6	
	c)	What are the elements of a machine instruction ?	3
	d)	What is meant by memory access time ?	2
9.	a)	What is meant by random access and sequential access of memory devices Explain.	? 4
	b)	What is hit ratio in a two-level memory system ?	3
	c)	Provide the architecture of CPU.	4
	d)	Given a task that can be divided into m subtasks, each requiring one unit time, how much time is required for an m -stage pipeline to process n tasks ?	of 4
10.	a)	Discuss the efficiency and throughput of a k -stage pipeline system processing n tasks.	em 5
	b)	A non-pipeline system takes 50 ns to process a task. The same task can be processed in a six-segment pipeline with clock cycles of 10 ns. Determine the speedup ratio of the pipeline for 100 tasks. What is the maximum speedup the can be achieved ?	he
	c)	Explain paging in Memory with suitable examples.	5
11.	a)	It is desired to have 5kB of memory in a computer. 4kB should be ROM at 1kB should be RAM. You have to design the chip-select signals of Memory-chip in such a way that first 4k addresses should select ROM and ne higher 1k addresses should select RAM. You have been given	\mathbf{ps}

 b) Describe Set Associative Mapping Function of 2048 word Cache Memory on 65,536 word Main Memory.

number of ROM chips (namely 2716 which is $2k \times 8$) and RAM chips (

- c) Describe in detail how physical address is generated from Virtual address using Virtual memory technique.
- d) What is parallel processing ?

namely 2142 which is $1k \times 4$).

5 + 5 + 3 + 2

END

II-222444 (1)