FACULATY OF ENGINEERING

B.E.4/4 (ECE) II-Semester (New) Main Examination, April 2006 Subjects Design of Fault Telerant Systems

(Elective-II)

Time: 3 Hours.

Max Marks: 75

Note: Answer all questions of Part A and any five questions from Part B.

PART-A (25 marks)

- 3 1. Define the following: a) Reliability b) Availability c) Maintainability 2. What is MTBF. 2 3. Differentiate between transient and intermittent faults. 2 4. What is Fail-Soft operation. 5. Differentiate between observability and controllability. 3 2 6. What is meant by Fail Safe design. 7. Mention the advantages of LSSD technique. 8. What is pluribus and where do you use it. 2 9. What is self-checking PLA. Give its structure. 10. Define the terms BICCO/BILBO. 2 PART-B (5x10=50 marks) 11. a) What are temporary faults and what are the Zuiniques that are used to 3 present them. b) For the circuit below find the tests to detect 5-a-0 and 8-a-1 faults h and k by using Boolean difference method. 7
- 12. What is fault-tolerance. Explain in detail the method of fault tolerance
- by a) Static redundancy b) self-purging redundancy c) Hybrid redundancy.
- 13. a) Design a check bit generator circuit for totally self checking checker for Berger code for the case information bits I = 7, sheck bits = 3.
 - b) Write short notes on self-checking checker for Lowcost residue code.
- 14. Explain in detail, the features, rules and advantages of 1850 testable circuits. 10
- 15. Explain in detail The Reed-Muller expansion technique and 3 level OR-AND-OR design for realization of testable combinational logic circuits.
- 16. Explain about Sift-out Modular redundancy (SMR) along with its comparator. detector and collector circuits for 3-channel SMR.
- 17. Write short notes ont
 - 1) Stuck at faults

2) Two sail checker

"--! Engineering, and Management colleges Find information about best Medical, Engineering, at

10

10

10

7

3