Reg. No.



## MANIPAL INSTITUTE OF TECHNOLOGY

(A Constituent Institute of MAHE – Deemed University) Manipal – 576 104



**MAX. MARKS: 100** 

## THIRD SEMESTER B.E. DEGREE MAKEUP EXAMINATIONS – JANUARY 2007

SUBJECT: ELECTRONIC DEVICES & CIRCUITS (BME 201)

(REVISED CREDIT SYSTEM)

## Friday, January 05, 2007: 9.00 a.m.- 12.00 noon

**TIME: 3 HOURS** 

Instructions to Candidates:			
1. 2	Answei	r any FIVE full questions.	
4.	Draw I	abeleu uragram wherever necessary	
1.	(a)	With a neat diagram explain junction behavior of diode	08
	(b)	Explain various current components of diode	06
	(c)	Explain working principle of Zener diode and list its applications.	06
2.	(a)	Write short notes on: (i) UJT (ii) LED	5x2=10
	(b)	Draw a neat diagram of n-channel type JFET. Explain its operation with drain and transfer characteristics.	10
3.	(a)	Explain how phototransistor is different than BJT. List its two applications	06
	(b)	What is photolithography? Explain various steps in the fabrication of Integrated Circuits.	08
	(c)	Write an ac equivalent model of JFET in fixed biased configuration. Calculate Zi, Zo and Av(with and without effect of rd)	06
4.	(a)	Draw the circuit of a common base npn-transistor. Plot the input and output characteristics and explain	08
	(b)	For the circuit shown in the fig Q.4b, transistors Q1 and Q2 operate in the active region with $V_{BE1}=V_{BE2}=0.7V,\beta 1=100, \beta 2=50,I_{CO}=0$ . Find $I_{B2},I_1,I_2,I_{C2},I_{B1},I_{C1},I_{E1},vo_1,vo_2$ .	08
	(c)	Discuss on cutoff region of a transistor	04
5.	(a)	Discuss on fixed bias and thermal stabilization of transistor	07

6.

- (b) A Ge transistor is used in the self biasing arrangement with V<sub>CC</sub>=16V,R<sub>C</sub>=1.5K and V<sub>BE active</sub>=0.2V.The quiescent point is chosen to be V<sub>CE</sub>=8V and I<sub>C</sub>=4mA.A stability factor S= 12 is desired .If β = 50,find R<sub>1</sub>,R<sub>2</sub> and R<sub>E</sub>
  (c) Draw the hybrid-π model of a npn transistor in the CE configuration. Discuss on the circuit components
  (a) For the amplifier shown in the fig Q.6a, compute A<sub>I</sub> =Io/Ii, Av, Avs, Ri, and Ri<sup>1</sup>.Given hfe=50,hie=1.1K,hre=hoe=0.
  (b) Discuss on the circuit components
  - (b) Discuss on :
    - (i) High input impedance buffer amplifier

6+6=12

(ii) Bias compensation circuits



