Pag No:						
Reg. No	Reg. No.:					

MANIPAL INSTITUTE OF TECHNOLOGY, MANIPAL

(A Constituent Institute of MAHE, Deemed University)

THIRD SEMESTER B.E. DEGREE MAKE-UP EXAMINATION

(REVISED CREDIT SYSTEM)

16 January 2007

Time	: 3 hours Max. Marks: 50						
	Note: Answer any FIVE full questions.						
1A)	Refer circuits 1(a), determine the current through D1 assuming ideal diodes. (0	02)					
1B)	```)4)					
1C)		04)					
24)		22)					
2A)		02)					
2B)	With neat diode switching characteristics, define the following terms.	121					
2C)	i) reverse recovery time ii) transition time iii) storage time (0 Assume a silicon transistor with β =50, V_{BE} =0.7V, V_{CE} =22.5V, R_{CE} =5.6K is used. It is desired	03)					
2C))5)					
	(3	, -)					
3A)	State and prove Miller's theorem. (0	02)					
3B)	Refer circuit (3b) Determine Ai, Av, Ri, Ro, Ristage, Rostage.Draw the h-parameter mod	lel.					
	Given hie=1K,hre = $2.5*10^{-4}$, hoe= 24μ A/V, hfe=50.	08)					
4A)	Derive an expression for overall current gain of a Darlington emitter follower Circuit (0	03)					
4B	In a current mirror circuit, if one transistor biases n transistors, what is the expression for t						
		03)					
4C)	Determine V_{GSQ} , I_{DQ} , V_G , V_D , V_S , V_{DS} for the circuit shown in fig (4C), I_{DSS} =10mA, V_P =-5V (0	04)					
5A)	Draw a circuit of a CMOS inverter and explain the working. (0	03)					
5B)	Refer circuit(5B); V_{BE} =0.7V, Vin can vary from 18V to 30V. If V_{Z} =10V, R_{Z} =500 Ω RL=1						
	Determine i) the minimum collector to emitter voltage of the transistor. ii) the maximum pow	ver					
	1	03)					
5C)	A transformer coupled class A power amplifier having a collector supply voltage of 15V delive						
	an output of 3W to a load resistance of 1.5Ω connected to a secondary of an ideal transform						
	Determine the turns ratio and dc power input and efficiency of the transistor. (0-	94)					
6A)	Classify the power amplifiers based on the operating point. (0	03)					
6B)	The voltage gain of an RC coupled amplifier decreases to 80% of its midband gain						
,		03)					
6C)	An RC stage with R=33Ω,C=120μF is used to filter a signal of 24V dc with 2V rms operation	_					
	from a full wave rectifier. Calculate the percentage ripple at the output of RC section for 100m						
	load, Asssume supply frequency is 50Hz. (0)4)					
	load, Asssume supply frequency is 50Hz.						

