Department of Electrical and Electronics Engineering

MANIPAL INSTITUTE OF TECHNOLOGY, MANIPAL

(A Constituent Institute of Manipal University, Manipal)

THIRD SEMESTER B.E. DEGREE END SEMESTER EXAMINATION

(REVISED CREDIT SYSTEM)


11 December 2010

ANALOG ELECTRONIC CIRCUITS (ELE 209)


Time: 3 hours

Max. Marks: 50

Note : Answer any FIVE full questions. Refer Table-1 for h-parameters. (02)1A. Determine V_0 for the circuit shown in Fig 1(A). Define Transition time, storage time and reverse recovery time with respect to a PN junction diode 1B. (03)Plot the waveform by determining V_0 for the circuit shown in Fig 1(C). 1C. (05)Determine the transistor quiescent voltages and currents of the amplifier shown in Fig 2(A). Assume V_{BF} =0.7V. 2A. (03)From the fundamental derive an expression for $S(I_{CBO})$, for voltage divider biasing circuit with emitter 2B. resistance R_E. (04)2C. Draw the small signal h- parameter model of a Darlington pair transistor connection. Hence list out its merits and demerits. (03)Design a voltage divider biasing circuit to meet the following specifications, $V_{cc}=25V$, $V_{CE}=4V$, 3A. Ic=10mA, $\beta = 100$, S \leq 5 and R_F=100 Ω . Hence draw the circuit. (05)For the cascaded amplifier shown in Fig 3(B) determine A_{V} , $A_{VS} = v_0/v_s$, and R_i using approximate h-parameter 3B. transistor model. (05)An NMOS has $V_t = 0.5V$ and $\frac{W}{I} = 10$, $\mu_n C_{ox} = 200 \ \mu A / v^2$. Determine 4A. i. The value of the V_{GS} to operate in saturation region with a dc current I_{DC} =100mA. ii. Value of the V_{GS} required to cause the device to operate 1000 Ω resistor for very small ac, v_{DS} signal. (02)The MOSFET shown in Fig. 4(B) has $\mu_n C_{ox} \frac{W}{L} = 0.4 m A/V^2$, V_t=1V, r₀=40K. Determine all the quiescent 4B. current and voltages and hence determine the output voltage when sinusoidal vi=0.8mv is applied at the input of the amplifier. (04)Derive an expression for current gain, the input resistance and output resistance of a single common gate 4C. **MOSFET** amplifier (04)In the amplifier shown in the circuit Fig. 5(A), both the MOSFETs are having V_T =0.7V, 5A. $\mu_{n1}C_{ox1} = \mu_{n2}C_{ox2} = 500\mu A/V^2$, aspect ratio of MOSFET M1= $\frac{W_1}{L_1} = 100$ and the drain current of MOSFET M2 =I_{D2}=2mA. Determine The quiescent V_{GS} and V_{DS} of both the MOSFETs and aspect ratio $\left(\frac{W_2}{L_2}\right)$ of M2 i. ii. Draw the small signal equivalent circuit and hence find small signal voltage gain from v_s to v_0 . (06)Maximum sinusoidal input that can be applied before the output begin to clip. iii 5B. For a transformer coupled class A power amplifier, derive an expression for efficiency and hence obtain maximum efficiency. Also list any two disadvantages of the same. (04)Determine the lower and upper cut off frequency of the CE amplifier shown in Fig 6(A). Hence find the band 6A. width. Assume the $R_0=50K$, $C_1=1\mu F$, $C_2=4\mu F$, $C_0=1nf$ and $C_E=10\mu F$. (04)6B. Determine the output voltage V_{0} , V_{CE} and currents through all the resistance in the circuit shown in Fig. 6(B), (04)where $V_{BE} = 0.7 V$ Design a 7805 variable voltage regulator to get an Output voltage range 6V to 16V. Take R₁ = 1K, I_{adj}=4.3mA. 6C. Draw the circuit. (02)



V 0






Table-1			
h-parameters	CE	CB	CC
hi	1.1K	1.1K	21.6 ohms
h _r	2.5×10-4	1	2.9×10-4
hf	50	-51	-0.98
h₀	24µmho	25µmho	0.49µmho

Find out high school and intermediate school board question papers, Guess paper