

F108 - 10 copies

Roll Number: \_\_\_\_\_

Thapar University, Patiala.  
Computer Science & Engineering Department  
B.E (2<sup>nd</sup> year COE, EIC)

Course Code: CS004

Date: 11/03/2010

Course Name: Computer System Architecture

Time: 2hrs

Instructor: Prateek Bhatia, Karun Verma, Navjot Kaur

MM: 30

Note: All the Questions are compulsory and attempt in order. Use of Calculator is not allowed. Draw neat and clean diagrams wherever required.

1. a) Design a sequential circuit with two T flip-flops A and B and two inputs E and x. When E=0, the circuit remains in the same state regardless of the value of x. When E=1 and x=1 the sequence is 00,11,10,01,00 and repeat. When E=1 and x=0, the sequence is 00,01,10,11,00 and repeat. 3
- b) A computer System has 24 address lines, for a total memory addressability of  $2^{24}=16$  MB. However, the system needs to be provided with only 2 MB of physical memory, by making use of two memory devices of 1 MB each. The 2MB of memory provided are to occupy the lowest addresses in the total addressable memory of the system. Outline using a circuit diagram how you would decode and make use of the 24 system address lines to achieve this design objective. 3
2. a) Using 8-bit two's complement integers, perform the following computations 2
  - i)  $(-35) + (-11)$
  - ii)  $(19) - (-4)$
- b) Explain with example how BSA and ISZ instruction works. 4
3. a) Make the following changes to the basic computer. 3
  - i) Add a register to the bus system CTR (count register) to be selected with  $S_2S_1S_0=000$
  - ii) Replace the ISZ instruction with an instruction that loads a number into CTR  

$$LDC \text{ address} \quad CTR \leftarrow M[\text{address}]$$
  - iii) Add a register reference instruction ICSZ: increment CTR and skip next instruction if Zero. Discuss the advantage of this change as compared to ISZ.
- b) Design an arithmetic circuit with one selection variable S and two n-bit data inputs A and B. The circuit generates the following four arithmetic operations in conjunction with input carry  $C_{in}$ . Draw the logic diagram for the first two stages. 3

S	$C_{in}=0$	$C_{in}=1$
0	$D=A-1$	$D=A+B'+1$
1	$D=A+B$	$D=A+1$

261

4.

6

Fetch	$R_0T_0:$	$AR \leftarrow PC$
	$R_1T_1:$	$IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	$R_2T_2:$	$D_0, \dots, D_7 \leftarrow \text{Decode } IR(12 \sim 14),$ $AR \leftarrow IR(0 \sim 11), I \leftarrow IR(15)$
Indirect Interrupt	$D_7, T_3:$	$AR \leftarrow M[AR]$
	$T_0, T_1, T_2, (IEN)(FGI + FGO):$	$R \leftarrow 1$
	$RT_0:$	$AR \leftarrow 0, TR \leftarrow PC$
	$RT_1:$	$M[AR] \leftarrow TR, PC \leftarrow 0$
	$RT_2:$	$PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0$
Memory-Reference		
AND	$D_0T_4:$	$DR \leftarrow M[AR]$
	$D_0T_5:$	$AC \leftarrow AC \wedge DR, SC \leftarrow 0$
ADD	$D_1T_4:$	$DR \leftarrow M[AR]$
	$D_1T_5:$	$AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$
LDA	$D_2T_4:$	$DR \leftarrow M[AR]$
	$D_2T_5:$	$AC \leftarrow DR, SC \leftarrow 0$
STA	$D_3T_4:$	$M[AR] \leftarrow AC, SC \leftarrow 0$
BUN	$D_4T_4:$	$PC \leftarrow AR, SC \leftarrow 0$
BSA	$D_5T_4:$	$M[AR] \leftarrow PC, AR \leftarrow AR + 1$
	$D_5T_5:$	$PC \leftarrow AR, SC \leftarrow 0$
ISZ	$D_6T_4:$	$DR \leftarrow M[AR]$
	$D_6T_5:$	$DR \leftarrow DR + 1$
	$D_6T_6:$	$M[AR] \leftarrow DR, \text{if}(DR=0) \text{ then } (PC \leftarrow PC + 1),$ $SC \leftarrow 0$

Design Hardware on Common Bus System for Memory (Read, Write), AR(Increment, Load), PC(Load, Increment)

- 5.
- What is the importance of overflow in Arithmetic Shift operation? How it is detected? 2
  - Design a common bus system for 16 registers 4-bit each using three state bus buffers. 2
  - Simplify the Boolean function  $F$  together with the don't care conditions  $d$  in (1) sum of product form and (2) product of sum form 2

$$F(w, x, y, z) = \Sigma (0, 1, 2, 3, 7, 8, 10)$$

$$d(w, x, y, z) = \Sigma (5, 6, 11, 15)$$