

Printed Pages - 4

31328060T1

328414(28)

B. E. (Fourth Semester) Examination,
April-May, 2008

(A.EI, E.E, EI, Et & T Engg. Branch)

DIGITAL ELECTRONIC CIRCUITS

Time Allowed : Three hours

Maximum Marks : 80

Minimum Pass Marks : 28

Note : Part (a) of every unit is compulsory. Attempt any two part of (b), (c) and (d) from every unit.

Unit-I

- 1. (a) Define weighted and non-weighted code with suitable example. 2
- (b) Describe De Morgan's theorem and explain describing their proof. 7

328414(28)

PTO

12)

- (a) Explain binary to binary code conversion and convert the binary number (11001010) into Gray code. 7
- (b) Simplify the Boolean expression and draw the logic diagram. 7

$$X^2Y + \bar{X}YZ + X\bar{Y}Z + XY\bar{Z} + X\bar{Y}\bar{Z}$$

$$XYZ + \bar{X}\bar{Y}Z$$

Unit-II

- 2. (a) Simplify the expression in standard SOP form. 3

$$F = x(A + C\bar{B}) + (AC)(B + \bar{D})$$

- (b) Reduce the following four variable function using K-Map and implement it by XNOR gate. 7

$$F = \sum m(0, 4, 12, 13, 14, 15)$$

- (c) Simplify the following Boolean function by K-Map. 7

$$F = \sum m(0, 1, 2, 3, 6, 7, 13, 14) + \sum (8, 9, 10, 12)$$

- (d) Reduce the following Boolean function by using tabular or Quine-McClusky method. 7

$$F = \sum m(0, 1, 4, 5, 6, 13, 14, 15, 28)$$

Unit-III

328414(28)

13)

- 2. (a) Explain the term Multiplexing and Demultiplexing. 2
- (b) Design a 4-bit (16:1) MUX using decoder. 7
- (c) Describe the operation of program array logic with suitable example. 7
- (d) Design a 4-bit comparator circuit. 7

Unit-IV

- 4. (a) "Flip-flop is a sequential circuit." Explain. 2
- (b) Design S-R Flip-Flop using NOR gate and describe the working with truth table. 7
- (c) Design a 4-bit asynchronous counter with a provision for synchronous loading. 7
- (d) Draw and describe the working of a parallel-in-serial-out (PISO) shift register. Explain how a register can be shifted in and out from each register. 7

Unit-V

- 5. (a) Define the term Fan out with suitable example. 2
- (b) Discuss interfacing of CMOS in TTL logic family. 7
- (c) Draw and describe the basic operation and fabrication of PLD logic family. 7

328414(29)

P10

141

(d) Explain the logic circuit of TTL. What is Totem-pole output.

HowToExam.com