B.E. (CST) Part-IV 8th Semester Examination, 2006

Digital System Design & Implementation

(CST-803/5)

Time: 3 hours Full Marks: 100

Answer any FIVE questions.

1. A 3




Fig.-l

- a) Find the set of all tests that detect the fault a s-a-0.
- b) Find the set of all tests that detect the fault b-s-a-(
- c) Find the set of all tests that detect the multiple fault {a s-a-0, b s-a-0}
- d) Find a circuit that has an undetectable stuck fault.

[5+5+5+5]

- **2.** a) Mention the major advantages of PLA design.
 - b) Find minimal cost of PLA design using column folding and block folding technique of following functions,

$$F_{2} = B + CE + ADE$$

$$F_{2} = AD + BC$$

c) What is shrinkage fault and appearance fault of PLA?

14+12+4]

3. Table-1

PS	NS, Z	
	$\mathbf{x} = 0$	x = 1
Α	D,0	H, 1
В	F, 1	C,
C	D, 0	F, 1
D	C,0	E,
Е	C, 1	D,
F	D, 1	D,
G	D, 1	C, I
H	B, 1	Α, [

(2)-(CST-803/5)

- Find the equivalence partition for the machine shown in Table-1.
- b) Find a minimum length sequence that distinguishes state A from state B.
- Find minimal form of above machine.
- Explain redundancy with circuit diagram.

6++6+4+41

- 4. What are the differences between Ad-hoe approach and structured approach of Design for testability?
 - What are the advantages and disadvantages of LSSD method?
 - What are the differences between scan path approach & LSSD approach? Explain with circuit diagram. [4+7+9]



- a) Find the set of all tests that detect fault a s-a-0.
- Find the set of all tests that detect multiple faults (c s-a-1, a s-a-0). b)
- Find a counter example to the following statement: c) "In a combinational circuit two fault f and g are functionally equivalent iff they are always detected by the same test". [4+6+10]
- 6. a) What are the advantages of Random Access scan approach in comparison to LSSD approach of DFT?
 - Explain different modes, of BILBO register with block diagram of 8 bit BILBO register.
 - Explain growth fault and disappearance fault of PLA. |5+10+5|
- 7. Explain stuck-open fault of CMOS circuit with diagram. a)
 - What are the different stages of VHDL architecture? b)
 - c) Explain Signature Analysis method of DFT with Block diagram. [5+7+8]